Project Overview

This project focuses on the design and implementation of an 8-row by 8-bit SRAM using TSMC 180nm CMOS technology. The system consists of a 3-to-8 decoder, bitline drivers, a wordline enable mechanism, and a sense amplifier to ensure reliable data storage and retrieval.